ABSTRACT: A charge integrating readout ASIC (Application Specific Integrated Circuit) for silicon strip sensors has been developed at PSI in collaboration with DESY. The goal of the project is to provide a charge integrating readout system able to cope with the pulsed beam of XFEL machines and at the same time to retain the high dynamic range and single photon resolution performances typical for photon counting systems. The ASIC, designed in IBM 130 nm CMOS technology, takes advantage of its three gain stages with automatic stage selection to achieve a dynamic range of 10000 12 keV photons and a noise better than 300 e.n.c.. The 4 analog outputs of the ASIC are optimized for speed, allowing frame rates higher than 1 MHz, without compromises on linearity and noise performances. This work presents the design features of the ASIC, and reports the characterization results of the chip itself.
ASIC design
The ASIC has been designed with a modular detector system in mind. On the module, a row of ten ASICs is wire bonded to a 1280 strip 50 µm pitch silicon sensor, as in the MYTHEN detector [7, 8] . The GOTTHARD ASIC, designed in IBM 130 nm technology, consists of 128 identical channels, operated in parallel, and of the periphery circuitry which provides the I/O capabilities and the digital control of the chip. The channels are stacked together to allow wire bonding of the input pad of each channel to the corresponding pad on a 50 µm pitch strip sensor. The design is the result of a multi year effort: three prototype ASICs have been developed, and after every iteration extensive tests have been performed on the prototypes themselves. The early tests are reported in [9] .
The ASIC is quite compact, its physical dimensions being 6.4 × 1.2 mm 2 . In the following subsections the various blocks composing the ASIC design are described.
Preamplifier with gain switching logic
The front end block, shown in figure 1, is based on an inverter based preamplifier in charge integrating configuration. The preamplifier gain can be tuned: a fixed small size feedback capacitor is used for the high gain, while the insertion of two capacitors, ∼10 and ∼100 times bigger respectively, lowers the gain to a medium or low value. While the gain setting can be fixed with an external signal, in the normal mode of operation the control of the gain is automatically handled by the front end circuit itself. For this purpose, the output of the preamplifier is continuously monitored by a comparator. When the signal level crosses the threshold the gain switching logic is triggered. The threshold voltage is common for all the channels and is placed at the border of the output range of the preamplifier. The logic, based on delay stages and latches, controls the insertion of the feedback capacitors, according to the following rules:
• if the switching from high to the medium gain is not enough to bring the output back into the preamplifier output range, after ∼5 ns a second switching to low gain is performed
• the second switching from medium to low should not be done in case of signal spikes due to the transient response after the first switching.
In the idle state the preamplifier is kept in reset at the low gain mode, so that all the feedback capacitor are emptied. A few nanoseconds before the beginning of the measurement these capacitors are disconnected so that the gain is set to high. Then the reset switch is opened and the input charge starts to be integrated. The amplifier switches depending on the amount of input charge flowing into the readout channel. The output voltage and the gain (encoded in two digital bits) are sampled at the end of the integration time. Together, these allow to determine the incoming charge with the help of a gain calibration curve.
CDS stage and fast analog readout
One of the main sources of noise at the high gain setting is the reset noise, i.e. the fluctuations of the preamplifier output voltage V pre (t) after the release of the reset switch. This reset voltage acts as a baseline on top of which the real integrated signal starts rising, so that its fluctuations directly contribute to the output noise. This noise source can be effectively neutralized with a CDS (Correlated Double Sampling) stage [10] . The goal of this stage is to perform an analogue subtraction between the preamplifier output voltage at a time t 1 (V pre (t 1 )) and the voltage of the same node at a time t 2 (V pre (t 2 )). This is accomplished by one operational amplifier with a feedback capacitor as shown in figure 1: if the switch SW1 is opened at time t 1 , the output V cds of the CDS operational amplifier is equal to
. If the switch SW2 is opened at t 2 , the voltage stored on the C s capacitor is linear with V pre (t 1 ) − V pre (t 2 ). The gain of the stage can be tuned changing the ratio between C 1 and C 2 . In the normal switching gain operation a gain of ∼ 1.6 for the CDS stage has been chosen; this value allows the use of most of the preamplifier and the operational amplifier output ranges. A second mode of operation, called VHG (Very High Gain) mode, can be selected: this mode disables the automatic switching, fixes the preamplifier in high gain and doubles the value of C 2 inserting a second capacitor in parallel. This has a dual effect of increasing the gain of the CDS stage to ∼ 3, which suppresses any noise contribution from the downstream readout chain, and of reducing the bandwidth of the preamplifier due to the increased output load. Measurements performed on prototypes showed that the CDS technique is not beneficial when the gain is switched: the output voltage after switching (medium or low gain) shows smaller fluctuations with respect to the voltage stored at t 1 , with the preamplifier in high gain. For this reason a digital logic that bypasses the CDS stage after the first gain switching has been implemented. At the end of the integration time (i.e. when SW2 opens) the analog signals present at the 128 storage capacitors C s on the chip have to be sent to the external ADCs to be digitized. The task is accomplished by a readout chain, which has been designed to fulfill the following requirements:
• it has to be fast, in order to collect the highest possible fraction of the 4.5 MHz repetition rate E-XFEL pulses. A frame rate of 1 MHz has been selected as a design target
• it has to be low noise, so that the noise contribution from the readout would be negligible with respect to the preamplifier noise, at least for the HG and VHG modes
• can be directly coupled to the ADC inputs, in order to greatly simplify the system design. The former requirement is the hardest to fulfill. The 1 MHz readout speed has been achieved with a fast readout clock (32 MHz) together with a parallel readout architecture, consisting of 4 analog outputs per chip, or 40 ADC channels per detector module. A schematic view of the resulting readout circuit is shown in figure 2 : the 128 channels are grouped in 4 groups of 32 channels each. A distributed multiplexer, clocked at 32 MHz, connects one channel at a time to the off chip driver. The capacitive load of the bus line and of the off-chip driver input node has to be charged in (32 MHz) −1 =33 ns; for this reason a high power buffer is present at the output of each channel. The off chip driver converts the signals from single ended to differential and is strong enough to drive the low impedance load of the ADC input. 1
ASIC characterization
The ASIC performances were tested with the help of a prototype assembly shown in figure 3 . The ASIC and the sensor were mounted and wire bonded to an adapter PCB (Printed Circuit Board), which was mounted on the general purpose test system as described in [9] . The sensor strips have an estimated capacitance of ∼ 1 pF. The following subsections will report the results obtained in terms of noise and linearity on the full dynamic range of the ASIC.
Noise at high gain
To measure the noise in the high sensitivity range, the automatic switching has been disabled and the gain fixed to HG or VHG. The detector has been irradiated with Xray fluorescence light (from Mo, Ag and Cu samples) generated in a Xray tube setup at PSI. While the ASIC noise in ADC units can be measured in absence of any signal, the photon irradiation is essential to calibrate the system in terms of eV/ADC, which allows a conversion of the noise in eV or equivalent noise charge (e.n.c.). A few µs integration time was selected; this value is big enough to get reasonable photon statistics but small enough to make the leakage current contribution to the noise negligible.
For each measurement a large number of frames has been collected, with and without photons: the ones without photons have been used to compute the "dark image", a channel by channel offset which takes into account both the variation in the electronics and the sensor leakage current. This dark image is then subtracted from the data recorded with Xrays: the resulting pulse height distribution for a typical channel in VHG mode is shown in figure 4 . From the fitting parameter on the plot, a noise of ∼ 150 e.n.c. can be computed for this channel; others channels have a noise (in VHG mode) within 10% of this value. The gain and noise profiles can be extracted fitting the pulse height distributions of all channels: figure 5 shows, for a Cu irradiation and HG mode, a gain uniformity better than 2 % and a noise better than 300 e.n.c.. Assuming a conservative limit for the photon detection of 5 σ above the noise floor, the measured noise figures assure a single photon sensitivity down to ∼5.5 keV in HG mode and down to ∼2.7 keV in VHG mode.
Noise and non linearity in gain switching mode
The ASIC performances at the lower gain cannot easily be tested with Xrays: in fact, the noise of the electronics is smaller than the fluctuation on the number of photons itself (that follows a Poisson statistics). For this reason, a different source of signal had to be used. A battery powered low intensity lamp shining on the detector has been selected. Since the conversion of one visible light photon in the detector generates only one electron-hole pair compared to the few thousand from one Xray, the Poisson fluctuations in the number of the visible light photons are, for the same detector input signal, reduced by the square root of this ratio, and are thus negligible. Since the light flux was constant, the collected charge has been changed simply varying the integration time; this can be controlled with a high resolution and the method gives a charge at the input that is intrinsically linear.
With the ASIC in automatic switching gain mode, the integration time has been increased in small steps, and for each step hundreds of frames have been recorded. The mean value and r.m.s. of these frames have been extracted: the resulting plot is shown, for a typical channel, in figure 6 . A The same data set used for noise evaluation can be used to measure the linearity error of the ASIC: this can be defined as the difference between the data points of figure 6 (top) and a linear function fitting them. The results are shown in figure 7 , in linear and logarithmic scales: the errors from linearity are smaller than one 12 keV photon at low input values and within ±0.5% of the incoming signal at higher intensities. This values should be acceptable for most experiments; in case a better linearity is required it is possible to reduce the threshold, to use only the more linear part of the response (e.g. from 2000 to 7000 photons for low gain -see figure 7 (top)), but reducing at the same time the dynamic range of the system. 
Conclusions
A readout ASIC for a microstrip silicon sensors based on charge integration and automatic gain switching has been developed and tested at the Paul Scherrer Institut. The characterization of the chip demonstrated the fulfillment of the design specification, in particular:
• single photon sensitivity for photon energies down to a few keV
• gain uniformity at a few percent level
• dynamic range up to than 10 4 12 keV photons
• electronic noise negligible with respect to statistic photon fluctuations
• linearity better than 0.5% for the full dynamic range.
Following these positive tests, the readout chip is being integrated into bigger systems: a detector module with 10 ASICs coupled to a 1280 channels 50µm pitch sensor has been designed and is now in the commissioning phase. The detector module is equipped with a Gigabit data link. This allows a continuous frame rate greater than 50 kHz for operation at Synchrotron sources as well as a 1 MHz frame rate, in bursts, for operation at the E-XFEL. The characterization of the complete detector module will be the focus of future work.
